makefile - make variables that depend on a target -


I have a variable which is dependent on the file that should be created before the variable set, Is the way for Parsable_file: dependencies parsable_file target = $ (shell parse_cmd parsable_file) $ (target) command to create: parsable_file command to target: .phony: all: $ (target)

If I run $ parsable_file & amp; Amp; All this will work (I get an error that parse_cmd is not found parsable_file but it works), but not all just will work. What is the idiom for this?

Set the variable to a file that you want to include in the main makefile and

I believe that whatever you want will do it.

Look for and add a rule to the main menu to make it (this is linked to the first section for more information on this concept.

Also, unless It is possible to use the parseable_file not to be independent of that parse_cmd call, it is possible to create and parsing at the same time and only $ (targets) < The correct value for / code> should result in the correct value in the makefile.


Comments

Popular posts from this blog

Member with no value in F# -

java - Joda Time Interval Not returning what I expect -

c# - Showing a SelectedItem's Property -